HDL Verifier

Verify VHDL and Verilog using HDL simulators and FPGA-in-the-loop test benches

HDL Verifier automates Verilog® and VHDL® design verification using HDL simulators and FPGA hardware-in-the-loop testbenches. It provides interfaces that link MATLAB® and Simulink® with Cadence® Incisive®, Mentor Graphics® ModelSim®, and Questa® HDL simulators. It also supports FPGA-in-the-loop verification with Xilinx® and Altera® FPGA boards.

HDL Verifier automates verification by using MATLAB or Simulink to stimulate your HDL code and analyze its response. This approach eliminates the need to author standalone Verilog or VHDL test benches.

Xilinx Zynq-7000 AP SoC組み込みアプリケーション設計セミナー
~モーター制御の概念設計から製品をつなぐシームレスな開発フロー~

View webinar

Try HDL Verifier

Get trial software
Sudeepa Prakash

What's New

From Sudeepa Prakash, HDL Verifier Technical Expert